Chapter 1

Basic Verilog

This chapter is for the beginner. We will introduct basic language grammer of verilog HDL and the usage of this website.